Checked on their board 23 Oct

Elevate Semiconductor Hiring now

Staff Analog IC Layout Engineer (Block & Chip)

Chip design for analog circuits. You'd manage layout and verification for complex integrated circuits.

San Diego, CAFull-time$145K–$175K a yearPosted 2 months ago
Who to email about itThe Head of Engineering at Elevate Semiconductor
Apply on Workable ↗

We find the person most likely hiring for it, check their work email, and write yours in your voice. Applying through the form is free.

About the role

From Elevate Semiconductor's posting on Workable, as they wrote it

As a Staff Analog Layout Engineer, you will take technical ownership of the physical layout and verification of complex analog and mixed-signal integrated circuits for the ATE market. You will work across both block-level and full-chip layout using advanced process technologies ranging from 65nm CMOS to 100+V BCD.

This role offers the opportunity to solve complex layout challenges, collaborate closely with analog design engineers, and influence layout strategy across projects. You will apply your expertise in matching, parasitics, reliability, and manufacturability while helping establish best practices and drive designs through successful tapeout.

Responsibilities

  • Perform physical layout of analog and mixed-signal integrated circuits at both the block and full-chip level
  • Develop floorplans and optimize component placement for area, performance, and power
  • Perform LVS and DRC verification to ensure layout accuracy and compliance with process design rules
  • Collaborate closely with design engineers to translate circuit requirements into high-quality physical layouts
  • Partner with digital design, packaging, and other cross-functional teams to optimize overall chip performance
  • Troubleshoot and resolve layout, verification, and manufacturability issues

Requirements

  • Bachelor’s degree in Electrical Engineering or a related field
  • Minimum of 8 years of professional experience in analog and mixed-signal IC layout design
  • Strong understanding of analog CMOS circuits and device physics
  • Solid knowledge of the IC design, qualification, and manufacturing lifecycle
  • Hands-on experience with industry-standard EDA tools such as Cadence, Mentor Graphics, or Tanner
  • Proficiency in LVS and DRC verification using Cadence or Mentor tools

Preferences

  • Experience with high-voltage (100V+) BCD, LDMOS, and STI layout
  • Experience with mixed-voltage designs involving multiple supply rails and power domains
  • Experience with high-speed, multi-Gbps circuit layout
  • Experience with high-accuracy and precision analog circuit layout
  • Experience with high-resolution data converter layout
  • Experience with BiCMOS process technologies
  • Programming and scripting experience, particularly with SKILL and Calibre scripts

The anticipated annual base salary range for this position is $145,000.00 to $175,000.00. Actual compensation will be determined based on factors such as experience, skills, qualifications, education, location, and business needs.

In addition to base salary, employees may be eligible for incentive compensation and a comprehensive benefits package. This salary range represents the Company's good-faith estimate of the compensation it reasonably expects to pay for this position at the time of posting.

Live on Elevate Semiconductor's board as of 23 Oct. We check it every day.

Apply on Workable ↗

Tracking Elevate Semiconductor

Applying to Elevate Semiconductor? Email the person hiring instead.

Free to try: see the roles that fit you and who's hiring for them. No sign-up to start.

The company

About Elevate Semiconductor

More roles at Elevate Semiconductor

Similar roles

Tracking Elevate Semiconductor

Get roles like this one the day they're posted

A role stays uncontested for about four days. Here's the window, and where we put you in it.

Free to try: see the roles that fit you and who's hiring for them. No sign-up to start.

  1. LiveWatching Elevate Semiconductor0 applicants
  2. Same dayRead off their careers page~2 applicants
  3. Next morningIn your matches, with who's hiring~5 applicants
  4. Day 2You've emailed them~8 applicants
  5. Day 7+Hits the job boards250+ applicants